



OKAYA Electric America, Inc.

Specification For Approval

Customer : _____

Model Type : COG Module

Sample Code : _____

Mass Production Code : RE12864ARF-001-HC1

Revision : 0

Customer Sign	Sales Sign	Checked By	Prepared By

LCD MODULE SPECIFICATION

CUSTOMER: 久正光電

MODEL: D-I128064AB-00 VER.5

APPROVED	CHECKED	ORGANIZED

CUSTOMER APPROVED BY:

OKAYA Electric America, Inc.
503 Wall St., Valparaiso IN 46383
Phone: 800-852-0122 Fax: 219-477-4856

History of Version

Version	Contents	Page	Date	Note
1	NEW Version		01/30/2002	SPEC
2	1.Modify Mechanical Diagram FPC 22pin → 34pin	5	02/05/2002	SPEC
3	1.Modify Mechanical Diagram FPC SIZE	5	02/08/2002	SPEC
	2.Modify Electrical Characteristics SUPPLY VOLTAGE FOR LCD	6		
	3.Modify Optical Characteristics RESPONSE TIME	7		
4	1.Modify Mechanical Diagram FPC SIZE	5	02/09/2002	SPEC
5	NEW Sample 20 PCS		03/29/2002	SPEC & Sample

Contents

Page


1. Mechanical Specification & Diagram.....	4
2. Absolute Maximum Rating.....	6
3. Electrical Characteristics.....	6
4. Optical Characteristics.....	7
5. Optical Definitions.....	7
6. Interface Pin Function.....	9
7. Block Diagram.....	12
8. Power supply for LCD module.....	13
9. Specification of Quality assurance.....	15
10. Standard Specification for Reliability.....	17

1. Mechanical Specification & Diagram

1.1 Mechanical Specification

ITEM	STANDARD VALUE	UNIT
NUMBER OF DOTS	128 × 64 DOTS	—
MODULE DIMENSION	53.2 (W) × 86.1 (H) × 1.9 (T)	mm
EFFECTIVE DISPLAY AREA	45.2 (W) × 27.0 (H)	mm
DOT SIZE	0.28 (W) × 0.34 (H)	mm
DOT PITCH	0.32 (W) × 0.38 (H)	mm
APPROX. WEIGHT	8.35	g
LCD TYPE	FSTN (Positive / Transflective)	
DRIVER METHOD	Duty : 1/64 Bias : 1/9	
VIEWING DIRECTION	6 O'clock	
BACK LIGHT	-----	
DRIVER IC	ST7565S	

1.2 Mechanical Diagram



- NOTE:
- 1.) THE TOLERANCE UNLESS CLASSIFIED ±0.2mm
 - 2.) LCD TYPE : FSTN
 - 3.) VIEWING DIRECTION : 6 O'CLOCK
 - 4.) DRIVE METHOD : 1/64 DUTY 1/9 BIAS
 - 5.) OPERATING VOLTAGE : VOP = 9.6V / VDD = 3.3V
 - 6.) DISPLAY MODE : POSITIVE / Transflective
 - 7.) OPERATING TEMP : -20° ~ +70°
 - 8.) STORAGE TEMP : -30° ~ +80°

2. Absolute Maximum Rating

ITEM	SYMBOL	MIN	TYP	MAX	UNIT
OPERATING TEMPERATURE	T_{OP}	-20	-	+70	°C
STORAGE TEMPERATURE	T_{ST}	-30	-	+80	°C
INPUT VOLTAGE	V_I	-0.3	-	$V_{DD}+0.3$	V
SUPPLY VOLTAGE FOR LOGIC	$V_{DD}-V_{SS}$	-0.3	-	+5.0	V
SUPPLY VOLTAGE FOR LCD	$V_{DD}-V_5$	-13.0	-	-4.0	V
SUPPLY VOLTAGE	Be sure that you are grounded when handing LCM.				
STATIC ELECTRICITY					

3. Electrical Characteristics


ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
SUPPLY VOLTAGE FOR LOGIC	$V_{DD}-V_{SS}$	$T_a=25^{\circ}\text{C}$	3.2	3.3	3.4	V
SUPPLY VOLTAGE FOR LCD	$V_{DD}-V_5$ (V_{op})	$T_a=-20^{\circ}\text{C}$	-	TBD	-	V
		$T_a=0^{\circ}\text{C}$	-	TBD	-	V
		$T_a=25^{\circ}\text{C}$	9.4	9.6	9.8	V
		$T_a=50^{\circ}\text{C}$	-	TBD	-	V
		$T_a=70^{\circ}\text{C}$	-	TBD	-	V
INPUT HIGH VOL.	V_{IH}	$T_a=25^{\circ}\text{C}$	$0.8V_{DD}$	-	V_{DD}	V
INPUT LOW VOL.	V_{IL}	$T_a=25^{\circ}\text{C}$	V_{SS}	-	$0.2V_{DD}$	V
OUTPUT HIGH VOL.	V_{OH}	$T_a=25^{\circ}\text{C}$	$0.8V_{DD}$	-	V_{DD}	V
OUTPUT LOW VOL.	V_{OL}	$T_a=25^{\circ}\text{C}$	V_{SS}	-	$0.2V_{DD}$	V
SUPPLY CURRENT	I_{DD}	$V_{DD}=3.3\text{V}$	-	0.27	0.55	mA



4. Optical Characteristics

FSTN

ITEM	SYMBOL	CONDITIO N	MIN.	TYP.	MAX.	UNIT
VIEW ANGLE (V)	θ	CR \geq 2	-40	-	40	Deg.
VIEW ANGLE (H)	Φ	CR \geq 2	-40	-	40	Deg.
CONTRAST RATIO	CR	Ta=25°C	2	5	-	-
RESPONSE TIME	Tr	Ta=-20°C	-	TBD	-	ms
		Ta=0°C	-	TBD	-	ms
		Ta=25°C	-	200	400	ms
		Ta=50°C	-	TBD	-	ms
		Ta=70°C	-	TBD	-	ms
RESPONSE TIME	Td	Ta=-20°C	-	TBD	-	ms
		Ta=0°C	-	TBD	-	ms
		Ta=25°C	-	200	400	ms
		Ta=50°C	-	TBD	-	ms
		Ta=70°C	-	TBD	-	ms

5. Optical Definitions





$$\text{Contrast ratio} = \frac{\text{Brightness at nonselected segment (B2)}}{\text{Brightness at selected segment (B1)}}$$

Contrast ratio (CR)


6. Interface Pin Function

NO	SYMBOL	FUNCTION															
1	IRS	This terminal selects the resistors for the V5 voltage level adjustment. IRS = "H": Use the internal resistors IRS = "L": Do not use the internal resistors. The V5 voltage level is regulated by an external resistive voltage divider attached to the VR terminal															
2	/HPM	This is the power control terminal for the power supply circuit for liquid crystal drive. $\overline{\text{HPM}}$ = "H": Normal mode HPM = "L": High power mode															
3	P/S	This is the parallel data input/serial data input switch terminal. P/S = "H": Parallel data input. P/S = "L": Serial data input. The following applies depending on the P/S status: <table border="1" data-bbox="395 996 1428 1232"> <thead> <tr> <th>P/S</th> <th>Data/Command</th> <th>Data</th> <th>Read/Write</th> <th>Serial Clock</th> </tr> </thead> <tbody> <tr> <td>"H"</td> <td>A0</td> <td>D0 to D7</td> <td>$\overline{\text{RD}}$, $\overline{\text{WR}}$</td> <td>X</td> </tr> <tr> <td>"L"</td> <td>A0</td> <td>SI (D7)</td> <td>Write only</td> <td>SCL (D6)</td> </tr> </tbody> </table> <p>When P/S = "L", D0 to D5 may be "H", "L" or Open. RD (E) and WR (R/W) are fixed to either "H" or "L". With serial data input, It is impossible read data from RAM .</p>	P/S	Data/Command	Data	Read/Write	Serial Clock	"H"	A0	D0 to D7	$\overline{\text{RD}}$, $\overline{\text{WR}}$	X	"L"	A0	SI (D7)	Write only	SCL (D6)
P/S	Data/Command	Data	Read/Write	Serial Clock													
"H"	A0	D0 to D7	$\overline{\text{RD}}$, $\overline{\text{WR}}$	X													
"L"	A0	SI (D7)	Write only	SCL (D6)													
4	C86	This is the MPU interface switch terminal. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 MPU interface.															
5	VR	Output voltage regulator terminal. Provides the voltage between VDD and V5 through a resistive voltage divider. IRS = "L" : the V5 voltage regulator internal resistors are not used . IRS = "H" : the V5 voltage regulator internal resistors are used .															



NO	SYMBOL	FUNCTION																														
6	V5	This is a multi-level power supply for the liquid crystal drive. The voltage Supply applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below.																														
7	V4																															
		VDD (= V0) ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5																														
8	V3	When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command.																														
9	V2	<table border="1"> <thead> <tr> <th></th> <th>1/65 DUTY</th> <th>1/49 DUTY</th> <th>1/33 DUTY</th> <th>1/55 DUTY</th> <th>1/53 DUTY</th> </tr> </thead> <tbody> <tr> <td>V1</td> <td>1/9*V5, 1/7*V5</td> <td>1/8*V5, 1/6*V5</td> <td>1/6*V5, 1/5*V5</td> <td>1/8*V5, 1/6*V5</td> <td>1/8*V5, 1/6*V5</td> </tr> <tr> <td>V2</td> <td>2/9*V5, 2/7*V5</td> <td>2/8*V5, 2/6*V5</td> <td>2/6*V5, 2/5*V5</td> <td>2/8*V5, 2/6*V5</td> <td>2/8*V5, 2/6*V5</td> </tr> <tr> <td>V3</td> <td>7/9*V5, 5/7*V5</td> <td>6/8*V5, 4/6*V5</td> <td>4/6*V5, 3/5*V5</td> <td>6/8*V5, 4/6*V5</td> <td>6/8*V5, 4/6*V5</td> </tr> <tr> <td>V4</td> <td>8/9*V5, 6/7*V5</td> <td>7/8*V5, 5/6*V5</td> <td>5/6*V5, 4/5*V5</td> <td>7/8*V5, 5/6*V5</td> <td>7/8*V5, 5/6*V5</td> </tr> </tbody> </table>		1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY	V1	1/9*V5, 1/7*V5	1/8*V5, 1/6*V5	1/6*V5, 1/5*V5	1/8*V5, 1/6*V5	1/8*V5, 1/6*V5	V2	2/9*V5, 2/7*V5	2/8*V5, 2/6*V5	2/6*V5, 2/5*V5	2/8*V5, 2/6*V5	2/8*V5, 2/6*V5	V3	7/9*V5, 5/7*V5	6/8*V5, 4/6*V5	4/6*V5, 3/5*V5	6/8*V5, 4/6*V5	6/8*V5, 4/6*V5	V4	8/9*V5, 6/7*V5	7/8*V5, 5/6*V5	5/6*V5, 4/5*V5	7/8*V5, 5/6*V5	7/8*V5, 5/6*V5
	1/65 DUTY	1/49 DUTY	1/33 DUTY	1/55 DUTY	1/53 DUTY																											
V1	1/9*V5, 1/7*V5	1/8*V5, 1/6*V5	1/6*V5, 1/5*V5	1/8*V5, 1/6*V5	1/8*V5, 1/6*V5																											
V2	2/9*V5, 2/7*V5	2/8*V5, 2/6*V5	2/6*V5, 2/5*V5	2/8*V5, 2/6*V5	2/8*V5, 2/6*V5																											
V3	7/9*V5, 5/7*V5	6/8*V5, 4/6*V5	4/6*V5, 3/5*V5	6/8*V5, 4/6*V5	6/8*V5, 4/6*V5																											
V4	8/9*V5, 6/7*V5	7/8*V5, 5/6*V5	5/6*V5, 4/5*V5	7/8*V5, 5/6*V5	7/8*V5, 5/6*V5																											
10	V1																															
11	VRS	This is the internal-output VREG power supply for the LCD power supply voltage regulator.																														
12	C4-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.																														
13	C2+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2- terminal.																														
14	C2-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP2+ terminal.																														
15	C1-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.																														
16	C1+	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1- terminal.																														
17	C3-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.																														
18	C5-	DC/DC voltage converter. Connect a capacitor between this terminal and the CAP1+ terminal.																														
19	VOUT	DC/DC voltage converter. Connect a capacitor between this terminal and VSS.																														
20	VSS	This is a 0V terminal connected to the system GND.																														
21	VDD	Shared with the MPU power supply terminal Vcc.																														


NO	SYMBOL	FUNCTION
22	D7	<p>This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.</p> <p>When the serial interface is selected (P/S = "L") :</p> <p>D7 : serial data input (SI) ; D6 : the serial clock input (SCL). D0 to D5 are set to high impedance.</p> <p>When the chip select is not active. D0 to D7 are set to high impedance.</p>
23	D6	
24	D5	
25	D4	
26	D3	
27	D2	
28	D1	
29	D0	
30	/RD (E)	<ul style="list-style-type: none"> • When connected to an 8080 MPU, this is active LOW. (E) This pin is connected to the RD signal of the 8080 MPU, and the ST7565S series data bus is in an output status when this signal is "L". • When connected to a 6800 Series MPU, this is active HIGH. <p>This is the 6800 Series MPU enable clock input terminal.</p>
31	/WR (R/ \overline{W})	<ul style="list-style-type: none"> • When connected to an 8080 MPU, this is active LOW. (R/W) This terminal connects to the 8080 MPU WR signal. The signals on the data bus are latched at the rising edge of the WR signal. • When connected to a 6800 Series MPU: <p>This is the read/write control signal input terminal.</p> <p>When $\overline{R/W}$ = "H": Read. When $\overline{R/W}$ = "L": Write.</p>
32	A0	<p>This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command.</p> <p>A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.</p>
33	/RES	<p>When \overline{RES} is set to "L," the settings are initialized.</p> <p>The reset operation is performed by the \overline{RES} signal level.</p>
34	/CS1	<p>This is the chip select signal. When $\overline{CS1}$ = "L" and CS2 = "H," then the chip select becomes active, and data/command I/O is enabled.</p>

7. Block Diagram




8. Power supply for LCD module





2x step-up voltage circuit



Itan	Set value	units
C1	1.0 to 4.7	uf
C2	0.1 to 4.7	uf

9. Specification of Quality Assurance

1. Purpose

This standard for Quality Assurance should affirm the quality of LCD module products to supply to purchaser by POWERTIP DISPLAY CORPORATION (Supplier).

2. Standard for Quality Test

2.1 Inspection:

Before delivering, the supplier should take the following tests, and affirm the quality of product.

2.2 Electro-Optical Characteristics:

According to the individual specification to test the product.

2.3 Test of Appearance Characteristics:

According to the individual specification to test the product.

2.4 Test of Reliability Characteristics:

According to the definition of reliability on the specification for testing products.

2.5 Delivery Test:

Before delivering, the supplier should take the delivery test.

2.5.1 Test method: According to MIL-STD-105E, General Inspection Level II take a single time.

2.5.2 The defects classify of AQL as following:

Major defect: AQL=0.65

Minor defect: AQL=2.5

Total defects: AQL=2.5

3. Nonconforming Analysis & Deal With Manners

3.1 Nonconforming analysis:

3.1.1 Purchaser should supply the detail data of non-conforming sample and the non-suitable state.

3.1.2 After accepting the detail data from purchaser, the analysis of nonconforming should be finished in two weeks.

3.1.3 If supplier can not finish analysis on time, must announce purchaser before two weeks.

3.2 Disposition of nonconforming:

3.2.1 If find any product defect of supplier during assembly time, supplier must change the good product for every defect after recognition.

3.2.2 Both supplier and customer should analyze the reason and discuss the disposition of nonconforming when the reason of nonconforming is not sure.

4. Agreement items


Both sides should discuss together when the following problems happen.

- 4.1 There is any problem of standard of quality assurance, and both sides think that must be modifier.
- 4.2 There is any argument item which does not record in the standard of quality assurance.
- 4.3 Any other special problem.

5. Standard of The Product Appearance Test


5.1 Manner of appearance test:

- 5.1.1 The test must be under 20W × 2 or 40W fluorescent light, and the distance of view must be at 30 cm.
- 5.1.2 When test the model of Tran missive product must add the reflective plate.
- 5.1.3 The test direction is base on about around 45° of vertical line.



5.1.4 Definition of area:

- A Area : Viewing area.
- B Area : Out of viewing area.
(Outside viewing area)



5.2 Basic principle:

- 5.2.1 It will accord to the AQL when the standard can not be described.
- 5.2.2 The sample of the lowest acceptable quality level must be discussed by both supplier and customer when any dispute happened.
- 5.2.3 Must add new item on time when it is necessary.

5.3 Standard of inspection:(Unit: mm)

10. Standard Specification for Reliability

1. Standard Specification for Reliability of Wide-Temperature COG

NO	Item	Description
1.	High temperature operation	The sample should be allowed to stand at $70 \pm 3^{\circ}\text{C}$ for 240(-0,+48) hours under driving condition.
2.	Low temperature operation	The sample should be allowed to stand at $-20 \pm 3^{\circ}\text{C}$ for 240(-0,+48) hours under driving condition.
3.	High temperature resistance	The sample should be allowed to stand at $80 \pm 3^{\circ}\text{C}$ for 240(-0,+48) hours under no-load condition, and then returning it to normal temperature condition, and allowing it stand for 30 minutes.
4.	Low temperature resistance	The sample should be allowed to stand at $-30 \pm 3^{\circ}\text{C}$ for 240(-0,+48) hours under no-load condition, then returning it to normal temperature condition, and allowing it stand for 24 hours.
5.	Moisture resistance	The sample should be allowed to stand at $40 \pm 3^{\circ}\text{C}$, 90%RH MAX for 240(-0,+48) hours under no-load condition excluding the polarize, then taking it out and drying it at normal temperature.
6.	Thermal shock resistance	The sample should be allowed to stand the following 10 Cycles of operation : 0°C for 30 minutes → normal temperature for 5 minutes → $+70^{\circ}\text{C}$ for 30 minutes → normal temperature for 5 minutes, as one cycle.
7.	ESD (Electrostatic Discharge)	Human Body Model : 2000 volt electrical discharge from a 100 pF capacitor to the tested device in series with a 1500 ohm resistor. Apply VDD & VSS to LCD module unit. Test for functionality no missing lines after the discharge, but LCD module may reset. Machine model : 200 volt electrical discharge from a 200 pF capacitor to the tested device with no series resistance. Apply to VDD & VSS to LCD module unit without including hand phone. Test for functionality no any missing lines after the discharge, but LCD module can be reset if display off.

2. Testing Conditions and Inspection Criteria

In order to do the final test the testing sample must be in room temperature for 24hours, to ensure stability.



NO	Item	Test Model	Inspection Criteria
1.	Current Consumption	Refer To Specification	The current must be under three times of initiated test.
2.	Contrast	Refer To Specification	The contrast must be large than half of initiated test.
3.	Appearance	Visual inspection	Defect free.




3. Life Time






NO	Item	Description
1.	Life time	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 50,000 hours under ordinary operating and storage conditions room temperature ($25\pm 10^{\circ}\text{C}$), normal humidity ($45\pm 20\%$ RH), and in area not exposed to direct sun light.
2.	Life time	Functions, performance, appearance, etc. shall be free from remarkable deterioration within 5,000 hours under ordinary operating and storage conditions high temperature 70°C , normal humidity($45\pm 20\%$ RH), and in area not exposed to direct sun light.

Note : From our experience the life time of high humidity operation and high temperature operation as above mentioned could be achieved.

Standard of inspection:(Unit: mm)

NO	Item	Criterion	AQL														
1.	Electrical Testing	1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character , dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect.	0.65														
2.	LCD black spots, white spots, contamination	2.1 Round type : As following drawing $\phi = (x + y) / 2$  <table border="1" data-bbox="750 851 1324 1164"> <thead> <tr> <th>SIZE</th> <th>Acceptable Q'TY</th> </tr> </thead> <tbody> <tr> <td>$\phi \leq 0.10$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.10 < \phi \leq 0.20$</td> <td>2</td> </tr> <tr> <td>$0.20 < \phi \leq 0.25$</td> <td>1</td> </tr> <tr> <td>$0.25 < \phi$</td> <td>0</td> </tr> </tbody> </table>	SIZE	Acceptable Q'TY	$\phi \leq 0.10$	Accept no dense	$0.10 < \phi \leq 0.20$	2	$0.20 < \phi \leq 0.25$	1	$0.25 < \phi$	0	2.5				
		SIZE	Acceptable Q'TY														
$\phi \leq 0.10$	Accept no dense																
$0.10 < \phi \leq 0.20$	2																
$0.20 < \phi \leq 0.25$	1																
$0.25 < \phi$	0																
2.2	Line type : (As following drawing)	 <table border="1" data-bbox="702 1276 1340 1590"> <thead> <tr> <th>Length</th> <th>Width</th> <th>Acceptable Q'TY</th> </tr> </thead> <tbody> <tr> <td>-----</td> <td>$W \leq 0.02$</td> <td>Accept no dense</td> </tr> <tr> <td>$L \leq 3.0$</td> <td>$0.02 < W \leq 0.03$</td> <td rowspan="2">3</td> </tr> <tr> <td>$L \leq 2.5$</td> <td>$0.03 < W \leq 0.05$</td> </tr> <tr> <td>----</td> <td>$0.05 < W$</td> <td>As round type</td> </tr> </tbody> </table>	Length	Width	Acceptable Q'TY	-----	$W \leq 0.02$	Accept no dense	$L \leq 3.0$	$0.02 < W \leq 0.03$	3	$L \leq 2.5$	$0.03 < W \leq 0.05$	----	$0.05 < W$	As round type	2.5
Length	Width	Acceptable Q'TY															
-----	$W \leq 0.02$	Accept no dense															
$L \leq 3.0$	$0.02 < W \leq 0.03$	3															
$L \leq 2.5$	$0.03 < W \leq 0.05$																
----	$0.05 < W$	As round type															

NO	Item	Criterion	AQL												
3.	Polarize bubbles	$\phi = (x + y) / 2$  <table border="1" data-bbox="726 331 1332 627"> <thead> <tr> <th>Size ϕ</th> <th>Acceptable Q'TY</th> </tr> </thead> <tbody> <tr> <td>$\phi \leq 0.20$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.20 < \phi \leq 0.50$</td> <td>3</td> </tr> <tr> <td>$0.50 < \phi \leq 1.00$</td> <td>2</td> </tr> <tr> <td>$1.00 < \phi$</td> <td>0</td> </tr> <tr> <td>Total Q'TY</td> <td>3</td> </tr> </tbody> </table>	Size ϕ	Acceptable Q'TY	$\phi \leq 0.20$	Accept no dense	$0.20 < \phi \leq 0.50$	3	$0.50 < \phi \leq 1.00$	2	$1.00 < \phi$	0	Total Q'TY	3	2.5
Size ϕ	Acceptable Q'TY														
$\phi \leq 0.20$	Accept no dense														
$0.20 < \phi \leq 0.50$	3														
$0.50 < \phi \leq 1.00$	2														
$1.00 < \phi$	0														
Total Q'TY	3														
4.	Scratches	Follow NO.2 LCD black spots, white spots, contamination													
5.	Glass Crack	Symbols : x : Chip length y : Chip width z : Chip thickness t : Glass thickness a : LCD side length L : Electrode pad length													
		5.1 General glass crack : 5.1.1 Corner crack : 	2.5												
		<table border="1" data-bbox="555 1167 1369 1317"> <thead> <tr> <th>z :</th> <th>y</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < Z \leq 2t$</td> <td>Not exceed 1/2 SP width</td> <td>$x \leq 1/8a$</td> </tr> </tbody> </table> ◎If there are 2 or more chips, x is the total length of each chip.	z :	y	x	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < Z \leq 2t$	Not exceed 1/2 SP width	$x \leq 1/8a$				
z :	y	x													
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$													
$1/2t < Z \leq 2t$	Not exceed 1/2 SP width	$x \leq 1/8a$													
5.1.2 Crack on panel surface and crack between panels : 	2.5														
<table border="1" data-bbox="555 1736 1369 1886"> <thead> <tr> <th>z</th> <th>y</th> <th>x</th> </tr> </thead> <tbody> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < Z \leq 2t$</td> <td>Not exceed 1/2 SP width</td> <td>$x \leq 1/8a$</td> </tr> </tbody> </table>	z	y	x	$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$	$1/2t < Z \leq 2t$	Not exceed 1/2 SP width	$x \leq 1/8a$						
z	y	x													
$Z \leq 1/2t$	Not over viewing area	$x \leq 1/8a$													
$1/2t < Z \leq 2t$	Not exceed 1/2 SP width	$x \leq 1/8a$													

NO	Item	Criterion	AQL												
5.	Glass Crack	<p>5.2 Protrusion over terminal :</p> <p>5.2.1 Crack on electrode pad :</p> <p>※Top of the glass :</p>  <p>※ Bottom of the glass :</p>  <table border="1" data-bbox="485 618 1356 788"> <thead> <tr> <th></th> <th>y</th> <th>x</th> <th>z</th> </tr> </thead> <tbody> <tr> <td>top of the glass</td> <td>$y \leq 0.5 \text{ mm}$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> <tr> <td>back of the glass</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </tbody> </table>		y	x	z	top of the glass	$y \leq 0.5 \text{ mm}$	$x \leq 1/8a$	$0 < z \leq t$	back of the glass	Not over viewing area	$x \leq 1/8a$	$0 < z \leq t$	2.5
			y	x	z										
		top of the glass	$y \leq 0.5 \text{ mm}$	$x \leq 1/8a$	$0 < z \leq t$										
back of the glass	Not over viewing area	$x \leq 1/8a$	$0 < z \leq t$												
<p>5.2.2 Non-conductive portion :</p>   <table border="1" data-bbox="555 1124 1331 1294"> <thead> <tr> <th>KIND</th> <th>y</th> <th>x</th> <th>z</th> </tr> </thead> <tbody> <tr> <td>General</td> <td>$y \leq L$</td> <td>$x \leq 1/8a$</td> <td>$z \leq t$</td> </tr> <tr> <td>COG</td> <td>$y \leq w$</td> <td>Not touch the ITO terminal</td> <td>$z \leq t$</td> </tr> </tbody> </table> <p>※ the alignment mark must not be damaged.</p>	KIND	y	x	z	General	$y \leq L$	$x \leq 1/8a$	$z \leq t$	COG	$y \leq w$	Not touch the ITO terminal	$z \leq t$	2.5		
KIND	y	x	z												
General	$y \leq L$	$x \leq 1/8a$	$z \leq t$												
COG	$y \leq w$	Not touch the ITO terminal	$z \leq t$												
<p>5.2.3 Glass chip remain</p>  <table border="1" data-bbox="673 1608 1145 1706"> <tbody> <tr> <td>y : width</td> <td>x : length</td> </tr> <tr> <td>$y \leq 1/3L$</td> <td>$x \leq a$</td> </tr> </tbody> </table>	y : width	x : length	$y \leq 1/3L$	$x \leq a$	2.5										
y : width	x : length														
$y \leq 1/3L$	$x \leq a$														
6.	Backlight elements	<p>6.1 Illumination source flickers when lit.</p> <p>6.2 Spots or scratches that appear when lit must be judged . using LCD spot, lines and contamination standards.</p> <p>6.3 Backlight doesn't light or color is wrong.</p>	<p>0.65</p> <p>2.5</p> <p>0.65</p>												

NO	Item	Criterion	AQL
7.	General appearance	7.1 No oxidation, contamination, curves or, bends on interface pin (OLB) of TCP.	2.5
		7.2 No cracks on interface pin (OLB) of TCP.	0.65
		7.3 No contamination, solder residue or solder balls on product.	2.5
		7.4 The IC on the TCP may not be damaged.	2.5
		7.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.	2.5
		7.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.	2.5
		7.7 Sealant on top of the ITO circuit has not hardened	2.5
		7.8 Pin type must match type in specification sheet.	0.65
		7.9 LCD pin loose or missing pins.	0.65
		7.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		7.11 Product dimension and structure must conform to product specification sheet .	0.65